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ABSTRAC+ 
The General Purpose Interface Bus, as defined by the ~EE~ Stcndard , 
deals with systems that require digital data to be transferred between 
a group of instruments. An overview of this standard is presented 
which summarizes the interface's capabilities, functions and versatility 
by explaining the b.asic interface concepts. In addition, a GPI.S testing 
application and a GPIB related design example are presented and i.nvesti-
gated. 
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GLOSSARY OF TERMS 
ASCII - The American standard code for intercommunication interfaces 
BIT - A single amount of digital information with the capability of 
off (equal to zero) or on (equal to one) 
BYTE - A group of eight bits~ usually with the most significant bit 
being bit eight and least significant bit being bit one 
CONTROLLER - A device on the GPIB that has the capability to control 
and configure the interface at all times 
GPIB - The General Purpose Interface Bus 
HANDSHAKE - The asynchronous process used by the GPIB to transfer a 
message byte across the interface 
IEEE-488, 1978 - The Institute of Electrical and Electronics Engineers 
published standard titled "IEEE Standard Digital 
Interface for Programmable Instrumentation", copy-
righted in 1978 
INSTRUMENTS - Any device used to perform tests, store test results 
or provide displays of tests or results 
INTERFACE - The actual hardware and format conventions used for the 
interconnection of two items 
I/0 DEVICE - Input/Output device 
LISTEN ADDRESS - A seven bit ASCII address used to configure a GPIB 
device to receive data 
LISTENER - A device on the GPIB with the capability of receiving 
information from the interface 
LSB - Least significant bit 
MESSAGE - A seven bit ASCII code~ sent over the GPIB interface, that 
represents addresses, commands, or data 
MSB - Most significant bit 
vii 
NETWORK - Any configuration or test setup of devices that are con-
figured to a GPIB interface 
TALK ADDRESS - A seven bit ASCII address used to configure a GPIB 
device to transmit data 
TALKER - A device on the GPIB with the capability of transmitting 
information on the interface 
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INTRODUCTION 
Generally~ systems interfacing between dissimilar devices 
requires customized hardware and software which involves expensive 
designs with extensive code and format manipulations. One solution 
to the interfacing problem is an innerconnection standard that 
utilizes a compact but versatile interface. Throughout the instru-
mentation industry, this standard is the IEEE-488, 1978, "The IEEE 
Standard Interface For Programmable Instrumentation". This standard 
interface, also known as the General Purpose Interface Bus (GPIB) 
or the Hewlett Packard Interface Bus, deals with systems that 
require digital data to be transferred between a group of instru-
ments, computer peripherals or system components (Hewlett-Packard 
l975). 
The IEEE-488 ,. 1978, is a rigid standard, being comprised 
of complex state diagrams and extensive acronyms that often provides 
an overabundance of information which the system designer or casual 
GPIB user does not require. The ~bjective of this paper is to 
provide a working overview of the IEEE-488 by: (1) providing a 
summary of the General Purpose Interface Bus, it's capabilities 
and functions, and (2) demonstrating the versatility of the inter-
face by investigating an actual GPIB testing application. 
GENERAL PURPOSE INTERFACE BUS FUNCTIONAL OVERVIEW 
The IEEE-488~ 1978, Standard provides the designer and system 
user with explicit guidelines and requirements for the General 
~urpose Interface Bus. The Standard supplies complete function 
explanations of every interface operation and provides state dia-
grams for every known device related mode of operation. The 
General Purpose Interface Bus provides an interconnection standard 
that uses a byte-serial, bit parallel approach to the transfer 
of digital data and specifies hardware and software requirements 
which ultimately ease the interconnection of any device network 
or custom instrmnentation system. As an overview of the General 
Purpose Interface Bus (GPJB) the interface will be investigated 
in four areas: 
1. GPIB Interface Capab~lities 
2. GPIB Interface Functions 
3. GPIB Interface Signals 
4. GPIB Example Testing Network 
INTERFACE FUNCTIONAL CAPABILITIES 
The IEEE-488, 1978, provides a standard for interface systems 
used to interconnect programmable and nonprogrammable devices and 
has the following general capabilities: 
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1. Data exchange on the interface is in digital format 
2. The number of devices in any GPIB configuration is 15 
3. Total cable length of any GPIB network is 20 meters 
4. Data exchange is limited to 1 megabyte/second maximum 
The General Purpose Interface Bus uses a simplistic architecture 
as a basis for all communication or information transfer on the 
interface . This basic methodology specifies all devices on the 
interface as 'talkers', 'listeners', 'controllers', or a combination 
of each. A 'controller' is a device, calculator, or minicomputer 
capable of governing the GPIB interface. A controller has the 
power to seize control of the bus at any time and to dictate which 
devices are active, which devices are 'talkers', and which devices 
are 'listeners'. A 'talker' is a device configured by the controller 
to transmit information. A 'listener' is a device configured by 
the controller to receive information from a talker. Due to the 
bidirectional nature of the data lines, there may be only one 
talker at any one time, but multiple listeners may be receiving 
data simultaneously. As an added insight, the controller may 
configure himself as a talker or listener to send or receive data 
respectively. 
The General Purpose Interface Bus uses the seven bit ASCII 
standard for all device addresses, commands and messages. The 
IEEE-488 standard has renamed and redefined certain ASCII codes 
to perform specific tasks on the interface and called it the "Mul-
tiline Interface Message: IS0-7 bit code representation". This 
code format convention separates the ASCII seven bit codes into 
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two major command groups: primary command group and secondary 
connnand group. 
The secondary command group is the binary range '1100000' 
(Hex 60) through '1111110' (Hex 7E), and is provided to allow device 
designers the ability to customize their device to respond with 
a desired operation upon receipt of a specific secondary command. 
These codes are totally devic·e dependent and carry no system oriented 
designations. 
The primary command group is the binary range '0000000' 
(Hex 00) through '1011111' (Hex SF) and is composed of four major 
subsets: the addressed command group, the universal command group, 
the listen address group, and the talk address group. The primary 
command group provides ASCII seven bit codes which are reserved 
for explicit bus operations or device addressing and cannot be 
used for customized operations as was the secondary command group. 
The first subset of the primary command group is the addressed 
connnand group. This group of commands_, binary range '0000000' 
(ttex 00) through '0001111' (Hex OF), are commands to which previously 
addressed devices must respond. Some examples of the addressed 
command group are: 
Go To Local (GTL) - X'Ol' - The GTL command places a 
previously addressed device in the local mode, 
i.e., the device should now respond to his front 
panel controls instead of responding to the GPIB 
interface. 
Selected Device Clear (SDC) - X'04' - The SDC command 
forces the previously addressed device to per-
form an internal reset. This command is very 
useful when a device is in a hung state. 
Group Execute Trigger (GET) - X'08' - The GET connnand 
provides a syncronization command to the addressed 
devices to execute the instructions previously 
issued to the device. This command is very useful 
when test networks require multiple devices to 
take readings simultaneously. 
5 
The second subset of the primary command group is the univer-
sal command group. Unlike the addressed command group, all devices, 
addressed or not must respond to these commands. This command 
group, binary range '0010000 1 (Hex 10) through '0011111' (Hex lF), 
represent specific operations on the GPIB interface, of which the 
following are examples: 
Local Lock out (LLO) - X'll' - The LLO command forces all 
devices on the interface to ignor their front panel 
controls and to disable the return to local button 
found on most instruments. 
Device Clear (DCL) - X'l4' -The DCL command forces all 
devices to perform an · internal reset. This command 
is useful when operations need to be retried due 
to errors or "hung" systems. 
The third and fourth subsets of the primary command group 
are the listen address group and the talk address group respectively. 
The listen address group is the binary range '0100000' (Rex 20) 
through '0111111' (Hex 3F) and is the set of allowable listen 
addresses. Included in this subset is the GPIB Universal Unlisten 
Conrrnand (UNL) which forces devices previously configured as. listeners 
to remove themselves from that state. Similarly , the talk address 
· h b" '1000000' (Hex 40) through '1011111' group lS t e lnary range · · 
(Hex SF) and is the set of allowable talk addresses. Included 
in this subset is the GPIB Universal Untalk Command (UNT) which 
forces a previously configured talker ·to remove himself from that 
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state. 
Actually, the listen address group and the talk address 
group have a point of commonality that is felt at the device hard-
ware level. Since a device may have the capability of both talking 
and listening, two distinct addresses, one each for talker and 
listener, would prove repetitive. What the standard utilizes in 
this area is a five bit subaddress which is common to both a talk 
address and a listen address, therefore designating a unique talk-
listen address for each subaddress. This subaddress is usually 
prewired at the factory or jum.perable on the device. The two Most 
Significant Bits (MSB) of the GPIB address specify whether the 
address is a talk address or a listen address. A talk address 
has the MBB equal to '10' where the listen address has the MSB 
equal to '01'. For example: 
A voltmeter has a subaddress of '10101'. When the 
Most Significant Bits are for a talker ('10') the 
complete address is '1010101' (Hex 55) which is an 
ASCII 'U'. If the Most Significant Bits are for 
a listener ('01') the complete address is '0110101' 
(Hex 35) which is an ASCII 'S'. 
The Most Significant Bits of the device address are not 
jumpered or preset, as the controller of the interface issues talk 
and listen addresses determined upon the operation of the GPIB 
device network. 
GPIB INTERFACE FUNCTIONS 
The IEEE-48, 1978, describes all the capabilities of the 
GPIB as a set of ten major interface functions. Table 1 shows 
the allowable interface functions, the IEEE-488, 1978 function 
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TABLE 1 
IEEE-488 ALLOWABLE INTERFACE FUNCTIONS 
SOURCE HANDSHAKE (SH) -
ACCEPTOR HANDSHAKE (AH) -
TALKER OR EXTENDED TALKER 
(T OR TE) -
LISTENER OR EXTENDED 
LISTENER (L OR LE) -
SERVICE REQUEST (SR) -
REMOTE LOCAL (RL) -
PARALLEL POLL (PP) -
The SH function provides a device with 
the capability to guarantee the proper 
transfer of multiline messages 
The AH function provides a device with 
the capability to guarantee the proper 
reception of remote multiline messages 
The T function provides a device with 
the capability to send device dependent 
data over the interface to other devices. 
The T function which uses a two byte 
talk address is the TE function 
The L function provides a device with 
the capability to receive device depen-
dent data over the interface from other 
devices. The L function which uses 
a two byte listen address is the LE 
function 
The SR function provides a device with 
the capability to request service syn-
chronously from the controller of the 
interface 
The RL function provi.des a device with 
the capability to select between two 
sources of input information. This 
function indicates to the device that 
either input information from the front 
panel controls (Local) or input from 
the GPIB interface (Remote) is to be 
used 
The PP function provides a device with 
the capability to send a PPR message 
(Parallel Poll Status) to the controller 
without being addressed to talk 
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TABLE 1 - Continued 
DEVICE CLEAR (DC) -
DEVICE TRIGGER (DT) -
CONTROLLER (C) -
The DC function provides a device with 
the capability to be cleared (Initial-
ized) either individually or as part 
of a group of devices 
The DT function provides a device with 
the capability to have its basic opera-
tion started either individually or 
as part of a group of devices 
The C function provides a device with 
the capability to send device addresses, 
universal commands, and addressed com-
mands to other devi·ces over the inter-
face. It also provides t~e capability 
to conduct parallel polls to determine 
which devices require service 
symbol and the definition of that function. Devices that adhere 
to the standard do not have to incorporate all of the interface 
functions but may utilize only ·a subset of the capabilities. All 
devices, however, must use basic functions such as Source Handshake 
(SH) and Acceptor Handshake (AH) to transmit or receive information 
respectively. This assortment of selectable interface functions 
allows device designers to customize a device for a certain appli-
cation and provides a wide range of device capabilities. Devices 
currently available range from listener only type display stations 
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to complex interface controllers such as found in the Hewlett Packard 
Calculator product line. A partial list of the available GPIB 
device manufacturers and devices appears in Appendix A. Mlnicompu-
ter ~anufacturers have recognized the market place value of the 
IEEE-488, 1978, interface and are providing GPIB input/output (I/0) 
attachments. The DEC PDP-11, Hewlett Packard's 6100 line and IBM's 
Series/1 are just a few of the minicomputors presently available 
with GPIB. 
GPIB INTERFACE SIGNALS 
The General Pu~pose Interface Bus signal interface is com-
posed of sixteen active signals, six associated grounds, and a 
logic ground. The sixteen active signals can be divided into three 
subsets: management lines, handshake lines, and data lines (see 
figure 1). 
The management subset of the sixteen active signals consists 
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Fig. 1. General Purpose Interface Bus signals 
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for the orderly transfer of data and information. The five signals 
that compose the management subset are: interface clear, attention, 
remote enable, service request and end or identify. Interface 
clear, attention, and remote enable are always controlled by the 
specific device who governs the interface, herein known as the 
controller. End or identify (EOI) is activated only by a trans-
mitting device whereas service request (SRQ) is activated only 
by the non-controller devices. Table 2 provides definitions for 
all management signals. 
The second subset of the GPIB active signals is the handshake 
lines. These three lines form an asynchronous method of information 
transfer which is utilized for all transfers on the GPIB. Since 
the capability exists for multiple devices to cohabit the same 
interface, a 'Wire-Oring' of handshakes occurs which allows different 
speed devices to communicate, without data rate consequences, with 
the slowest device controlling the data transfer rate. Table 3 
provides definitions of the three handshake lines. Figure 2 explains 
the handshake procedure and the timing relationship to the data 
lines. 
The final subset of the sixteen active signal lines is the 
data lines. These eight bidirectional lines provide a byte wide 
path for data, address and information exchange and are always 
controlled by the device configured to transmit data on the interface. 
The data lines (DI01-DI08) are organized with DIOl being the Most 




MANAGEMENT LINE DEFINITIONS 
INTERFACE CLEAR (IFC) -
ATTENTION (ATN) -
REMOTE ENABLE (REM) -
SERVICE REQUEST (SRQ) -
END OR IDENTIFY (EOI) -
The IFC signal is a unidirectional 
line which provides the capability 
to asychronously put all devices on 
the bus in a known quiescent state. 
Devices must remove all signals from 
the interface and are no longer under 
the direct control of the GPIB. 
The ATN signal provides two main func-
tions. The first priority is to attain 
the "Attention" of all devices on the 
interface. Upon receipt of an active 
attention line, all devices are forced 
into a receiving mode for universal 
commands and system addresses. The 
second function the ATN line performs 
is to designate whether the information 
on the data lines is commands, configura-
tion messages or whether it is device 
dependent - data. An active ATN line 
specifies configuration information, 
and an inactive ATN line specifies 
device oriented information. 
The REM signal specifies that the GPIB 
interface is active and interaction 
on the bus is valid. A device upon 
receipt of an active REM line goes 
into a mode of operation in which he 
can receive GPIB commands and messages. 
The SRQ signal is a device oriented 
signal that allows a device or instrument 
to request service on the interface. 
The EOI signal is used by any device 
that can transmit data on the GPIB 
to indicate the end of a data transfer. 
During the transmission of the last 
byte of data, the device activates 
the EOI l .ine which specifies to the 
receiving devices that the transfer 
is being completed 
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TABLE 3 
HANDSHAKE LINE DEFINITIONS 
NOT READY FOR DATA (NRFD) - THE NRFD line specifies a receiving de-
vice is not ready for the next byte 
of information. This signal is always 
controlled by the receiving device 
and is 'Wire-Ored' on the interface 
as multiple receiving devices may specify 
ready or not ready. 
NOT DATA ACCEPTED (NDAC) - The NDAC signal specifies that a recei-
ving device has not accepted the byte 
on information currently on the inter-
face. This line is always controlled 
by the device or devices receiving 
information on the interface as the 
signal is 'Wire-Ored' with NDAC signals 
from other receiving devices. 
DATA VALID (DAV) - The DAV signal is always controlled 
by the device transmitting data on 
the GPIB. When the DAV line is active, 
the information on the data lines must 













Fig. 2. GPIB handshake timings 
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Cabling for the General Purpose Interface Bus signals as 
specified by the IEEE-488, 1978, is provided in a 23 wire shielded 
cable that utilizes male and female twenty four pin trapezoidal 
connectors at each cable end. Figure 3 shows a typical male/female 
connector end and the connector contact assignments. This male/female 
connection scheme provides multiple device network configurations 
as the cables are stackable and provide star or linear device con-
figurations (figure 4). GPIB cables are restricted to a maximum 
of four meters in length with the maximum cable distance in any 
configuration calculated by the following formula: 
Maximum cable distance = 2 x the number of devices in the 
network 
Thus~ for example, if a voltmeter, a signal generator and a calcula-
tor were interconnected in a system, the maximum cable length in 
the network would be: 
Maximum cable distance = 2 meters/device x 3 devices 
= 6 meters 
Therefore, the devices would be interconnected with a four meter 
and a two meter cable maximmn. 
EXAMPLE GPIB TEST NETWORK 
To provide a working overview of the GPIB interface, an 
example device network will be examined. This network is being 
implemented for an IBM marketing demonstration to be presented 
at the Instrumentation Society of American Convention in 1980. 
The demonstration network is a computer controlled low pass filter 
card test station which will automatically perform the required 




CONTACT SIGNAL CONTACT SIGNAL 
1 DI01 13 DI05 
2 DI02 14 DI06 
3 DI03 15 DI07 
4 DI04 16 DI08 
5 EOI 17 REN 
6 DAV 18 GND(6) 
7 NRFD 19 GND(7) 
8 NDAC 20 GND(8) 
9 IFC 21 GND(9) 
10 SRQ 22 GND(10) 
11 ATN 23 GND(11) 
12 SHIELD 24 LOGIC GND 













b) Linear Configuration 
Fig. 4. Example GPIB network configurations 
minicomputer controller, such as the IBM Series/1 equipped with 
the General Purpose Interface Bus adapter, a system voltmeter, 
such as the Hewlett Packard HP905A, a frequency generator, such 
as the Fluke pOl~, a graphics plotter, such as the Tektronics 
4662, and a custom low pass filter text fixture. Figure 5 shows 
the demonstration network configuration. 
The overall filter test requirements are: (1) to incre-
mentally stimulate the filter throughout it's frequency range, 
(2) to accurately monitor and record the filter response at each 
increment, (3) to compile and evaluate the test results and (4) 
to provide a graphic display of those results with an overall pass 
fail indication for that specific test. The operator then changes 
the filter card, replaces the plotter paper and repeats the test 
on the next filter. 
Once the test system has been physically interconnected 
the nex t step is to provide the GPIB interface sequences that per-
form the testing operation: 
1. The controller seizes authority of the interface (The 
controller performs an IFC operation) 
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2. The controller remotely enables all devices to respond 
to the GPIB interface commands (The controller performs 
a remote enable operation for addresses 1,2,3) 
3. The controller waits for an indication from the operator 
that a filter card is installed on the custom test fix-
ture 
4. The controller assigns himself as a talker, and t h e 
frequency generator as a listener (Controller sends 
'?Ul' as configuration data) Programming information 
for amplitude and frequency are then sent t o t h e generator 
5. The controller assigns himself as a talker, a nd the 
system voltmeter as a listener (Con troller s ends '? 
as configuration information) Programming informati 




















6. The controller sends a trigger message to the voltmeter 
This message forces the voltmeter to take multiple readings 
to determine an RMS reading of the filter output 
7. The controller assigns the voltmeter as a talker and 
himself as a listener and receives the RMS reading (Con-
troller sends 1 ?R5' as configuration information) 
8. The controller stores the result, increments the frequency 
(If less than the max value for the test) and repeats 
steps 1/4 through 118 until all the test results have 
been taken and stored 
9. The controller compiles the data for the plotter graph, 
compares the results to an acceptable grouP nf ·:ces.Ults 
and prepares a pass/fail message to--be pr.inted o.n· ·t .B.e 
plotter 
10. The controller assigns himself to be a talker and the 
plotter to be a listener (Controller sends ·' ?U3' as 
configuration information) Once assigned, information 
for the test results graph are sent to the plotter for 
display 
11. The operator interprets the results, replaces the plotter 
paper, inserts a new card to test and starts the automatic 
test again (Return to step #3) 
This example shows the ease and versatility of implementing 
r 
a GPIB testing· network. This ease of implementation can be extended 
to the custom device hardware design phase by incorporating one of 
the LSI GPIB modules that are currently available. Appendix B pro-
vides an LSI GPIB design example. 
CONCLUSION 
The increasing industry acceptance of the GPIB is shown with 
the growing number of manufactures that offer IEEE-488, ·1978, options 
on their equipment. In addition, the technology industry is sup-
porting the GPIB with specialized LSI modules that eliminate all 
custom GPIB interface hardware. This industry support, coupled with 
the growing need for instrument cormnunication and functional versa-
tility of the GPIB, provide solid evidence that the General Purpose 
Interface Bus is "the" interface for equipment interconnection. 
APPENDIX A 
CURRENT GENERAL PURPOSE INTERFACE BUS (GPIB) 
USERS THAT HAVE APPEARED IN TRADE JOURNALS 
CORPORATION 
A.D. Data Systems 























Calif. Instr. Co 
Computer Automation 
Comstron/Adret 
Daltec Systems, Inc. 
Dana Labs Inc. 
Dana Labs Inc. 
Dana Labs Inc. 
Dana Labs Inc. 




Decca Comm. Ltd. 
Digital Equipment 
Digital Equipment 







































Interface for Reed Relay Multiplexer 
Automatic Teet Equip. Switch. Matrix 
Digital Mu1timeter ($1590) 
Digital Multimeter ($1595) 





Serial ASCII Interface 
Direct Connect Modem 
High Speed digital Voltmeter 
Inteprating Digital Voltmeter 
8-Channel Voltage Multiplexer 
24-Bit Digital Inputface 
Minicomputer 
118 MHz Universal Autoranging Timer 
Universal Counter Timer 
Automatic Capacitance Bridge 




IEEE Intelligent Cable 
Programmable Signal Generator 





Microprocessing Timer Counter 
4.5 Digit Multimeter 
5.5 Digit Systems Multimeter 
Interface Bus Coupler 
HF Communications Receiver 
PDP-11 Controller Interface 
LSI-11 Computer Spstem Interface 
Phase Angle Meter 
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APPENDIX A - Continued 
CORPORATION 
Dylon Corp. 
EH Research Labs. 
EH Research Labs. 
Eldorado Instr. Co. 
Eldorado Instr. Co. 











Fluke Mfg. Co. 
Fluke Mfg. Co. 
Fluke Mfg. Co. 
Fluke Mfg. Co. 
Fluke Mfg. Co. 
Fluke Mfg. Co. 
Fluke Mfg. Co. 
Fluke Mfg. Co. 


















Keithley Instr. Inc. 












Magnetic Tape Recording System 
Programmable Pulse Generator 
Programmable Pulse Generator 
100 Picosecond Time Interval Meter 
18-GHz Pulsed Microwave Counter 
12.4-GHz Pulser Microwave Counter 
Automatic LCR Meter 
Programmable DC Voltage Standard 
IEEE Interface for all Programmable 
EDC Units 
----- Programmable Oscillator 
340 Material Testing Generator 
600 Ser. Progrannnable Function Generator 
801 Frequency Synthesizer 
802 Frequency Synthesizer 
4880 Instrument Interface Coupler 
1700 Dual lnstr. Interface Coupler 
2204A Scanner-100 Channels @ 125 Per Sec 
5100 Calibration Unit 
510LA Calibration Unit 
6010A Synthesized Signal Generator 
601LA Signal Generator 
1953A Counter 
8500A Digital Voltmeter 
8502A Digital Voltmeter 
8920A True Digital RMS Voltmeter 
1658 RLC Digibridge 
1687 Megahertz LC Digibridge 
1688 Precision LC Digibridge 
054100 Digital Storage Scopes 
AT160 Colorgraphics Terminal 
9575 Precision Digital Voltmeter 
9576 Precision Digital Voltmeter 
9577 Precision Digital Voltmeter 
(See Separate List Of Products) 
DBA-488 IEEE-488 Data Bus Adapter 
RST-432 Data and Timing Generator 
RST-648 Timing Simulator/Word Generator 
488 Bus Analyzer/Monitor for Debugging 
820 14 MHz Function Generator 
845 14 MHz Pulse/Function Generator 
860 20 MHz Pulse/Function Generator 
4001 Programmable Filter 
7033 IEEE Scanner Mainframe Interface 
7802-ISB System 1 (I/0 Port) 
APPENDIX A - Continued 
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CORPORATION 
Keithley lnstr. Inc. 
Keithley Instr. Inc. 
Keithley Instr. Inc. 
Keithley Instr. Inc. 
Keithley Instr. Inc. 
Keithley Instr. Inc. 
Keithley Instr. Inc. 
Keithley Instr. Inc. 








Nicolet Instr. Corp. 
















Rohde & Schwarz 
Rohde & Schwarz 
































































GPIB Power Supply Prog. Interface 
Camac to GPIB Interface 
GPIB to Camac Interface 
Audio/Coaxial Switching Systems 
PDP-11 GPIB Interface 
LSI-11 GPIB Interface 
Bus Extender to 300 Meters 
Data Acquistion System 







Peak Power Meter (lOOMHz-l2.4GHz) 
Intelligent Analyzer Tool 
Spectrum Analyzers lOOKC to 2GHz 
SpectrUm. Analyzers lOMHz to 40GHz 
Spectrum Analyzers lOMHz to 40GHz 
Spectrum Analyzers lOMHz to 40GHz, 
Spectrum Analyzers lOMHz to 40GHz 




Radio Set Test Assembly 
Universal Counter 
R.F. Test Set 
Universal Counter 
Spectrum Analyzer 
EIA RS-232C to GPIB Adapter 
Pulse Generator 
Series Microwave Synthesizer 
Signal Generator 
Instrument Controller (Programmable) 













































Programmable Power Supply (Dual) 
Microwave Counter 
Digital Multimeter 
Digital Multimeter 4.5 Digits 
Thin Digital Multimeter 4.5 Digits 
Graphic Computing System 
Magnetic Tape Unit 
Digital Plotter 
Scope Plug in for Bus Debugging 
ATE System 




Programmable Signal Source 
Prog. Arbitrary Waveform Generator 
520 MHz Waveform Generator 
Logic Analyzer 
INTEL SBC 80 Computer Interface 
























13 MHz Frequency Synthesizer Option 007 
lUHz to 21 MHz sunction synthesizer/Function 
Generator 
13 MHz Automatic Synthesizer/Sweeper 
200Hz to 80 MHz Synthesizer/Level Generator 
DC Power Supply; 200w Option 001 
9 x 32 Bit Word Generator Option 001 
Pulse Generator--50MHz range 
High Speed Waveform Generator 
Programmable Data Generator 
Network Analyzer System 







Synthesized Signal Generator 
Synthesized Signal Generator 
Synthesized Signal Generator 
Microwave Frequency Synthesizer 
Synthesized Signal Generator 























































APPENDIX A - Continued 
MODEL DESCRIPTION 
Data Acquisition System 
Network Analyzer System 
Spectrum Analyzer System 
Spectrum Analyzer System 
High Speed System Digital Voltmeter 
Digital Voltmeter, Auto Calibration 
Digital Voltmeter, Self Test 
40 Channel Scanner 
Tracking Spectrum Analyzer 
Low Cost Spectrrnn Analyzer 
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Selective Level Measuring Set: CCITT FDM Systems 
Selective Level Measuring set: Bell FDM Systems 
Digital LCR Meter 
Digital LCR Meter (New) 
Automatic Capacitance Bridge 
1 MHz Digital LCR Meter 
1 MHz Preset C Meter 
Digital High Capacitance Meter 
Transmission Impaired Measurement System (TIMS) 
HP-IB Interface (Talker) for 5300B Systems 
Universal Counter 
Automatic Mlcrowave Counter 
High Speed Automatic Microwave Counter 
General Purpose Plug-In Counter 
Frequency Counters, Channel Plug-In 
Converter Plug-In 
Time Interval Probes 
80 :MHz Counter 
Frequency-Stability Analyzer 
Laser Transducer; for Accurat e Positioning 
S-Parameter Test Set 
RF Network Analyzer 
Modulation Analyzer 
Digital to Analog Converter 
Relay Actuator; for Programmable Switches 
VHF Switch 
Digital Clock 
Analog to Digital Converter 
Multiprogrammer Interface Kit: For 6940B/ 6941B 
High Performance Printer 
High Performance Printer/Keyboard 
Alphanumeric Thermal Printer; 20 Columns 
Numeric Display, 12 LED Displays 
Graphics Plotter 



















APPENDIX :A - Continued 
MODEL DESCRIPTION 
Plotter 
Instrumentation Tape Recorder: 4 Channel 
Instrumentation Tape Recorder= 8 Channel 
Data Intry Terminal 
ASCII-to-Parallel Converter 
HP-IB/Common Carrier Interface: RS232C or 
CCITT V24 
Digital Test System (Port) 
Interface for 2lMx & 2100 Computers 
Interface for 9820A Calculator 
Interface for 9821A Calculator 
Interface for 9830A/B Calculator 
Interface for 9825A Calculator 
Interface for 9815A Calculator 
HP-IB Interconnection Cable: lM (3.3 Ft) 
HP-IB Interconnection Cable: 2M (6.6 Ft) 
HP-IB Interconnection Cable: 4M (13.2 Ft) 
Bus System Analyzer 





Connector Kit for IEEE-488 Connector 
MC68488 IEEE Interface to 6800 Chip 
8291 IEEE Talker/Listener Chip 
8292 IEEE ConLroller Chip 
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APPENDIX B 
IEEE-488 DESIGN EXAMPLE 
The IEEE-488 standard for system interconnection has been 
widely accepted by the instrumentation industry. In addition, 
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the companies that design and manufacture Large_ Scale Integration 
(LSI) modules have incorporated the IEEE-488, 1978~ interface 
requirements into specialized designs which all but eliminate hard-
ware requirements for custom projects. These LSI modules provide 
off-the-shelf GPIB interfaces that only require minimal software 
programming support for IEEE-488, 1978, compatibility. The fol-
lowing section provides a design example that demonstrates the 
ease of interconnection for a custom design to the General. Purpose 
Interface Bus. 
In many testing environments the need arises for automated 
testing methods.. These requirements range from complicated system 
test networks that require multiple test stations to simplistic 
bench type test applications that require only hardcopy output 
for measurements. This design example will deal with a minor appli-
cation which requires measurements taken by a digital voltmeter 
with a GPIB interface option to be automatically transferred t o 
an output station for display.. Therefore, the design is to imple-
ment an IEEE-488 interface for the output station. 
The output station selected was a keyboard display unit 
which operates on the CRT serial interface, a common efficient 
interface used throughout the industry.. The design approach was 
then to specify a vendor microprocessor which could easily control 
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both the IEEE-488 interface and the CRT interface. A st~te 
of the art microprocessor which could satisfy these requirements 
is the INTEL 8085. Furthermore the INTEL 8085 microprocessor is 
available in an engineering design kit, which provides both monitor 
interfaces and monitor software for the CRT interface. This -
monitor function allows reading from memory, writing to memory 
and microprocessor interrogation. Selection of the INTEL 8085 
design kit provided both a working microprocessor system and the 
interface and software support for the CRT monitor. This selec-
tion provided a basic system on which to install the IEEE-488~ 
1978, interface hardware, and write the software (microcode) sup-
port for the LSI GPIB module to complete the design. 
The design example will be investigated in three sections: 
(1) a basic overview of the 8085 design kit., (2) a brief overview 
of the INTEL 8291 GPIB module and (3) a review of the microcode 
used to initialize and control the 8291. Additional specifications 
and information on the INTEL design kit. or the I NTEL 8291 mo dule "' 
is available from the manufacturer. 
The INTEL MCS-85 design kit (SDK-85) is a complete ~ s 1ngle 
board microprocessor system in kit form. The kit con tain s a ll 
required hardware~ light emitting diode (LED) displays, input 
keyboard~ required discrete components:t random access memory (RAM), 
a display (CRT) interface, and a system software monitor, to con-
struct a functioning 8085 microprocessor system. The kit provides 
room for expansion memory and I/0 modules and is an exceptiona l kit 
for investigative designs. 
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The INTEL 8291 GPIB talker/listener chip is a 40 pin Large 
Scale Integration (LSI) module that provides the conversion between 
the INTEL 8085 microprocessor bus and the IEEE-488, 1978, interface. 
Figure 6 shows the pin configuration for the 8291 module. The micro-
processor controls the 8291 with normal I/0 commands which governs 
the initialization and capabilities of the module. All GPIB related 
protocol functions and interface requirements are ~utomatically 
handled by the 8291, providing those capabilities have been enabled 
by the 8085 microprocessor. The 8291 provides all device addressing, 
device clearing, GPIB status polling sequences, handshaking and 
device oriented commands automatically. Interrupt posting capability, 
8085 status reporting and Direct Memory Access (DMA) are also pro-
vided to the microprocessor system. 
The microcode for the design example will he approached 
in two parts: CRT interface and GPIB interface. The CRT interface 
microcode required very little modification as extensive capabilities 
are in the SDK-85 system monitor. The system monitor provides 
microcode that handled all timings and constraints for the CRT 
interface and could be referenced from the GPIB microcode routines. 
The GPIB Microcode is sectioned into initialization code and inter-
rupt handling code. The source listing for these sections can 
be found in appendix C. The initialization code prepares the 8291 
for interrupting, handshake delay times, device addresses, primary 
and secondary addresses, and listener or talker only capability. 























*GPIB Interface Lines 
Fig. 6. INTEL 8291 GPIB module 
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1. Resets the chip (lines 11,12) 
2. Sets the interrupt mask to interrupt when a byte 
is received (lines 13,14) 
3. Zeros out all secondary mask interrupts (li11es 15_,16) 
4. Sets up the primary address as ASCII 4 (lines 17,18) 
5. Disables the secondary address (lines 19,20) 
6. Ass:lgns the 8291 RO respond to GPIB addressing 
(lines 21_,22) 
7. Clears out auxiliary masks A and B (lines 23,24,25,26) 
8. Sets the handshake value for open collector drivers 
(lines 27,28) 
9. And issues a power on command to enable the 8291 
module (lines 29,30) 
The remainder of the initialization microcode prints a message 
to the output device to indicate the 8291 has been properly ini-
tialized (lines 31-50). 
The interrupt routine is accessed automatically whenever 
the 8291 posts a n interrupt to the 8085 microprocessor. The inter-
rupt handler accesses the byte just received from the GPIB interface 
by the 8291, checks for a character terminator (Hex OA) and calls 
the monitor teletype rout.ines to print the character on the output 
device. Upon successful display of the character, the interrupt 
routine enables the 8291 module to interrupt the 8085 processor 
when the next byte is received and goes to a halt condition to 
wait for that interrupt. When a terminator (Hex OA) is received, 
a subroutine to force a carriage return/line feed command to be 
sent to the displays output station. This vertical spacing occurs 
between each message received and provides the operator with a 
cleaner display. After the carriage return/line feed command has 
been successfully completed, the interrupt routine enables the 
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8291 to interrupt and waits for the next byte received. 
This GPIB design, simplistic in nature, demonstrates the 
ease of design and interconnection of the General Purpose Interface 
Bus. The LSI modules such as the INTEL 8291 provide a superior 
range of capabilities for the GPIB interface which the designer 
or system int:·egrater can utilize. 
APPENDIX C 
INTEL 8085 6PIB MICROCODE EXAMPLE 




















































1 ; THE FOlLOWING ROJTIHE IS ~ITIBI TO HHTifLIZE AI{) CONTRCl. M Fl(l.l OF 
2 ; DATA FR0!1 THE HITEL 8291 GPIB CHIP. THIS PRa.IMINAR'r' ROOTU£ WILL tOT 
3 ; USE A DMfl fN> Tl£ ffiCRESS <f" TIE CP I 6 OHP IS X'f~V. Tl£ ROOT I 1£ I 5 
4 ; DESIGNED TO RECIEVE B'l'TES <f" lt4="~Tietl FROM THE GPIB INTERFACE F1:ID OOTPUT 
~ ; THEM TO TIE 11JNITOR DEVICE ~~ Tl£ SVSID1 <HI THIS CASE A 4800 BfW TTY> . 
6 CO EOO B5C4H ;DEFINE CO TTY ruTPUT ROOTINE 
7 CROOT EOO B5EBH ; DEFH£ CROOT TTV WTPUT ROOTU£ 
8 GPORG3 SET S800H ; DEFit£ GP I B ORG ORIGIN 
9 ORG GPORGS ; DEFINE GPIB ORIGIN 
10 GPIB: LXI SP,20C2H ; IHITifl.IZATIOO POitrrER FeR STFU 
11 I'IVI FL e2H ; RESET FOR GPIB OHP 
12 OUT eroH ; OOT I HSTRUCT I ON F~ a-liP RESET 
13 lft'I FL 11H ; SET lP ltiTERRI.PT I'V1SK 1 FOR GPIB 
14 OUT eroH ; OUT IHSTR. FOR MASK1 
15 t1VI FL eeH ; SET lP INTERRUPT I'm 2 F~ GPIB 
16 OOT effl-1 ; OOT IHSTR FOR MASK 
17 M'II Pu COH ; SET IJ> PRII'f!RV GPIB fl)()RESS AS ASCII 4 
18 OOT 8flEH ; OOT INSTR. FOR PRI!Wf ProRESS 
19 11\11 FL saH ; IH SA8lE SEC()NI)OO fOORESS IN CHIP 
20 OUT OOEH ; OUT I HSTR FOR SECOt~ ADDRESS 
21 I'IVI FL 4aH ; SET lP ffiDRESSING MODE FOR GPIB CHIP 
22 OOT eACH ; OUT INSTR. FOR RDCRESSII'll MODE 
23 M\1 I FL 8eH ; Ct..EAR OUT OOX I LLRR'r' MASK R 
24 CUT 8fDH ; OUT lt-lSTR FOR AUX. l'ffiK A 
25 MV I FL aA3H ; Cl£RR CUT AUX ILLAR'r' rffiK B 
26 OUT 0ADH ; OIJT U6TR. FOR fllX. I1ASK B 
27 11\11 R, 23H ; SET lP Tli'ER SOC FOR CffN CQLECTOR DRI~'ERS 
28 OUT 0ADH ; OOT INSTR. FOR TI!S ST'OC 
29 MVI R, OOH ;SET I.P PG£R ON ~<POO> 
30 OOT 0PDH ; srn:> F'QI.ER 00 CCl:11Ftl> <PCN> TO GPIB CHIP 
31 MVI FL OC3H ; SET lJI Jll'P INSTRIXTIOO I H ACCU'UJITOR 
32 STA 20CEH ; STORE AT lOCATION FOR li'IB INTOOUPT 
33 MVI A, OOH ; SET tF L58 CF IHTERJM'l ROOTU£ 
34 STA 20CfH ; STORE AT LOCATION IN IlfTERRt.WT l"fR..£ 
15 . rrn _ A.. 89H ; SET IF ~ CF IHTERRI.fT ROOTH£ 
































; a...ERR OOT B I\£G I 5TER 
; Cfl.L ROOT INE FOR CR-LF 
; CfU. ROOT INE FOR CR-lf 
; MOVE ASCI I G INTO C REGISTER 
; CPU OUTPUT ROOT I r£ FOR TTY 
; l1lYE ASCI I P INTO C REGISTER 
; Cfll. OUTPUT ROOT I r£ FOR TTY 
; PU't'E ASCI I I INTO C REGISTER 
; Cfti ruTPUT ROOT HE FOR lTV 
; tllVE ASCI I B UfTO C REGISTER 
; CfU OJTPUT roJr II£ FOR lTV 
; SET Il-lTERRt.PT l'ftSK F~ lNT6. 5 
; SET IHTERR\.PT lfG( 
; m TO 00 IF ClJTPUT ROOTlr£ 
; SET t£XT GPIB OOG STATEl'VIT 
; DEFHE GPIB CRG STRTE'UITV 
; SET $Tf0( PO UCTER fOR INTEJ\1M'T 
; Itf'UT BYTE Fm1 GPIB CHIP 
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APPENDIX C - Continued 














LIUE sa.RCE STATEMENT 




~9 GPC0.'1': IH 
63 EI 
61 l:l.T 




; ct£CK FOR 11ESSAGE TER!'IlNATOR 
; IF TERt1INATOR. ro TO 00 OF ROOTIHE 
; I'UIE NEW BVTE FROO A TO C RfGS 
i Cfll ROOT I NE FOR TTV OUTPlJT 
; 8m£ a-liP FCR t·E<T BYTE OF DATA 
; 8-m...E tiEXT I NTERR1J>T 
i WRIT FOR IIEXT IW.ERRUPT 
; au ROOTINE FOR CR-LF 
; CfU ROOTH£ FOR CR-LF 
; GO TO ROUTINE ENI>lt~ 
; 00 STATEl'!EllT 
CO A 05C4 CROUT A 05EB GPCOI'P A 890E Gffil) A B912 GPIB A 8800 GPINTR A 8900 GPORGe A 8800 
GPORG1 A ~ GPSI M1 A 8856 GPTERI1 A 6905 
ASMOO :F1:GPIB. .1 MOWS 
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